Цель. Кремниевые гетероструктурные солнечные элементы, в частности гетеропереходы с ячейками внутреннего тонкого слоя (HIT), в последнее время рекомендуются для использования в качестве кремниевых элементов, поскольку они легко изготавливаются при низкой температуре обработки и имеют высокую оптическую и температурную стабильность, а также более высокий к.п.д., чем солнечные элементы на основе гомоперехода. В настоящей работе впервые предлагается относительно точная вычислительная модель для более точного расчета теплового поведения таких ячеек. В этой модели для всех слоев полупроводника рассматривается температурная зависимость многих параметров, таких как подвижность, тепловая скорость носителей, граница зоны, энергия Урбаха хвостов зоны, сродство электронов, относительная диэлектрическая проницаемость и эффективная плотность состояний в валентной зоне и в зоне проводимости. С использованием данной модели исследуется тепловое поведение HIT солнечных элементов в диапазоне 25-75 °C. В данном диапазоне температур исследовано влияние толщины различных слоев HIT ячейки на ее внешние параметры и в результате предложена оптимальная толщина слоев HIT солнечных элементов для использования в широком диапазоне температур. Библ. 20, табл. 4, рис. 5. Ключевые слова: гетеропереходы с ячейками внутреннего тонкого слоя, высокая температура, тепловое поведение.
Introduction. The Heterojunction with Intrinsic
Thin layer (HIT) solar cells are one of the most promising affordable photovoltaic systems to achieve clean energy. Low process temperature and, as a result, more economic modules [1] , high open circuit voltage due to higher bandgap of amorphous silicon [2] , good efficiency due to low recombination of carriers in the interface of amorphous and crystalline silicon [3] , good stability and low temperature dependence [1] are of advantages of these solar cells.
Because of developments during recent years, the efficiency of HIT solar cells has been continuously increased and the efficiency of 25.6 % recorded for these cells by Panasonic company in 2014 [4] . This performance upgrades happen due to research on various subjects like the effect of Indium-Tin-Oxide (ITO) layer on the behavior of the cell [5] , the impact of front contact work function [6] , the effect of surface texturing of crystalline silicon (c-Si) wafer [7] , the role of Fermi state of doped hydrogenated amorphous silicon (a-Si:H) layers and band offsets [8] , and the effect of intrinsic layer on the cell function [9] . Dwivedi et al. (2012) optimized different structures of HIT cells through the thickness change of a-Si:H(n) and a-Si:H(i) front layers and c-Si wafer. The highest efficiency achieved in that study was 27.2 % for a cell with ITO/a-Si:H(n)/ a-Si:H(i)/c-Si(p)/a-Si:H(i)/ aSi:H(p)/metal structure [10] . Jian et al. (2015) reached theoretic efficiency of 27.2 % using simulation of HIT solar cell with TCO/a-Si:H(n)/ a-Si:H(i)/ c-Si(p)/ aSi:H(p)/Ag structure by varying of thickness and doping of layers [11] .
While the modeling of a massive amount of performed research has been done in Standard Test Conditions (STC) and 25 °C, a limited number of them conducted in hot weather conditions like tropical zones in which the cell temperature rises to over to 70 °C or in the concentrated modules which the cell temperature rises up to 100 °C [12] . Taguchi et al. (2008) reported an efficiency decrease with increase of temperature and reduction of efficiency drop with increasing thickness of a-Si:H(i) layer through examination of temperature dependence of external parameters of the Ag/TCO/aSi:H(p)/a-Si:H(i)/c-Si(n)/a-Si:H(i)/a-Si:H(n)/TCO/Ag cell [13] . In 2013, Vishkasougheh et al. studied changes of external parameters of TCO/a-Si:H(n)/μc-Si:H(i)/cSi(p)/a-Si:H(p) cell influenced by increase of temperature via simulation [14] . Agarwal and Doosan (2015) performed similar study and investigated the effect of the thickness of a-Si:H(i) layer on the cell's dark saturation current density [15] . Sachenko et al. (2016) studied temperature dependence of a cell with Ag/ITO/aSi:H(p)/aSi:H(i)/a-SiC/c-Si(n)/aSiC/aSi:H(i)/aSi:H(n)/ITO/Ag structure. The research results showed increase of short circuit current, decrease of open circuit voltage, reduction of fill factor and decrease of cell efficiency in the range of 300-400 K [16] . Dramatic and abnormal increase of mobility of amorphous silicon layer with the temperature has been neglected in most solar cell simulation packages in spite of its important impact on the temperature behavior of solar cell.
The goal of the paper is to provide a relative accurate simulation of HIT solar cells, in which, almost all temperature-dependent layer parameters (the most comprehensive set of parameters in the literature) have been considered. By these simulations, the thermal coefficient of studied HIT cells is obtained, resulting to optimize the thickness of the HIT layers to gain the least temperature dependency of efficiency.
Simulation tools and method. In the current study, the simulation core is AFORS-HET software, a tool for one-dimensional of homojunction and heterojunction solar cells that has necessary facilities to observe the effect of parallel changes of various structural and environmental parameters on the final characteristics of the solar cell [17, 18] . This software uses defect-pool model [19] to explain amorphous and microcrystalline layers which is used in various types of heterojunction cells including HIT cells, with the ability to define and edit the exponential, Gaussian, linear, and point defect shapes for each layer. Moreover, in order to increase flexibility and performance of simulation, a program was developed for defining a set of parametric structures with the capability of changing the temperature in the desired range and called GDMAT. This program can define layers with regular parametric changes, and through combination of them, it can create structures useable by AFORS-HET software, and also can prepare all outputs of AFORS-HET in the suitable form to plot.
The cell under investigation is based on a p-type silicon wafer as the absorber layer. The emitter has been constituted from a-Si:H(n) and a-Si:H(i) thin film layers, respectively. Two ITO layers have placed in the back and front of cell which act as both anti-reflection layer and transparent electrode. Back Surface Field (BSF) has been formed from a-Si:H(n) and a-Si:H(i) layers in the back of the cell. Fig. 1 shows the structure of defined cell and its bands diagrams. The defect-pool model has been used to describe non-crystalline layers in which structural defects were defined with exponential band tails and Gaussian-shaped dangling bonds in the midgap. Fig. 2 shows the defect density curves of the a-Si:H (i) layer which is used in the structure. Table 1 contains the temperature-independent parameters of semiconductor layers in the simulation. The temperature-dependent parameters have been inferred from reference [20] and summarized in 
in which y(298) and y(348) are the values of considered parameters at 298 K and 348 K that shown in Table 2 . .5 light was applied to the front surface of studied HIT cell, and simulation process started using AFORS-HET. Due to the large number of parameters to be swept, GDMAT tool was employed to define various cell structures frequently and run AFORS-HET to simulate them as a batch process. In the first step, the effect of the thickness of layers on the thermal behavior of cell was investigated through change of a-Si(n) layer thickness from 4 nm to 12 nm and observed that increase of the thickness of this layer decreases efficiency of cell, but improves its thermal coefficients (TC). With selection of the minimum value of the range, second phase of simulation was performed through change of a-Si:H(i) layer thickness from 3 nm to 9 nm that obtained same result as the previous one. Therefore, 3 nm thickness was recorded for this layer. Fig. 3 shows the fill factor (FF) and efficiency diagram of cell after this step.
In the next step, wafer thickness was swept from 100 µm to 250 µm. According to the Fig. 3 , this increase leads to reduction of open circuit voltage (V oc ) and enhancement of short circuit current density (J sc ) and a peak was observed in efficiency at 200 µm. Thus, 200 µm was recorded as optimum thickness of wafer.
Decrease of V oc can be considered due increase of recombination of carrier in thicker layer and increasing of J sc is as a result of enhancement of photon absorption rate because of its prolonged pathway in the absorber layer. Results are shown in Fig. 4 . Fig. 3 . The effect of front a-Si:H(i) layer thickness on the temperature dependency of external parameters of cell In the fourth step, the thickness of a-Si(i) layer was changed from 3 nm to 9 nm. It was observed that this change has no impact on the J sc and V oc but decreases fill factor and consequently efficiency at temperature near to 300 K. Therefore, value of 3 nm was selected as optimal thickness.
In the fifth and final step, the thickness of a-Si(p) layer was swept from 4 nm to 12 nm but observed no significant change. Summary of all steps is given in Table   3 . Furthermore, optimum thickness of layers is included in Table 4 Conclusions. Considering a fairly complete collection of structural dependencies of layers on the temperature, a model was codified to describe the thermal behavior of HIT cell with ITO/a-Si(n)/a-Si(i)/c-Si(p)/aSi(i)/a-Si(p)/ITO/Ag structure, and simulated the thermal variations of external parameters of cell by using of the model. Moreover, the effect of variation of the thickness of layers on the cell's thermal behavior was investigated.
The following results can be inferred from performed simulations:
1. In the studied cell, increase of temperature causes linear reduction of open circuit voltage, minor increase in short circuit current, less fill factor, and less efficiency.
2. Though increase of the thickness of a-Si:H(n) layer within a few nanometers slightly improves fill factor and thermal coefficient of efficiency but it causes significant decrease of open circuit voltage, short circuit current and output power. Therefore, because of the technological limitations and to avoid the occurrence of quantum effects, it can be chosen in the range of 3-4 nm.
3. Increase of the thickness of a-Si:H(i) layers, located at both sides of the wafer, within a few nanometers improves TC η since this layer participates in the absorption process and increase in the absorption compensates part of the short-circuit current drop at high temperature. On the other hand, this advantage is disregarded because of significant reduction of open circuit voltage, fill factor and efficiency and thus, thickness is limited to about 3-4 nm.
4. Increase of the c-Si(p) wafer thickness, enhances absorption and short circuit current and on the other hand, reduces the recombination rate and consequently open circuit voltage. These two contradictory effects make this quantity optimal in a certain number. In this research, the optimum amount of wafer thickness has been calculated to be 200 µm. Moreover, this layer as the only crystalline layer, is also the only layer that increase of its thickness doesn't improve thermal coefficient.
5. The changes in the thickness of a-Si(p) BSF layer within a few nanometers does not show a significant effect on the thermal behavior of cell.
6. Selecting the optimized thicknesses for layers, theoretical efficiency at 25 °C and mean efficiency in the range of 25-75 °C have been obtained 25.4 % and 23.38 %, respectively.
